

# Exam File Provided By The UofS IEEE Student Branch

ieee.usask.ca

## UNIVERSITY OF SASKATC

College of Engineerin

Department of Electrical Eng.

E.E. 451.3

VLSI Circuit Design
Instructor: R.J. Bolton

MID-TERM EXAMINATION February 15, 2001 8:30 AM - 9:30 AM

STUDENT NAME:	
STUDENT NUMBER:	

Question 1	/ 15
Question 2	/ 15
Question 3	/ 15
TOTAL	/ 45

#### GENERAL INSTRUCTIONS FOR THE QUESTIONS

- 1) OPEN E.E. 451.3 textbook (Principles of CMOS VLSI Design A Systems Perspective by N.H.E. Weste and K. Eshraghian OR one other text), OPEN E.E. 451.3 notes, and OPEN E.E. 451.3 assignments.
- 2) NO library manuals (or copies thereof) ALLOWED! NO examination files ALLOWED!
- 3) Neatness counts. Please ensure your paper is readable.
- 4) Some questions contain special instructions. Please ensure that you read these carefully.
- 5) Not all questions are of the same difficulty and value. Consider this when allocating time for the solution.
- 6) IF A QUESTION PROVES TO BE TOO HARD FOR YOU TO SOLVE, GO ON TO ANOTHER QUESTION! RETURN TO THE TROUBLESOME QUESTION WHEN TIME PERMITS.

# **PLEASE NOTE**

ALL parts of the examination paper MUST be handed in before leaving.

Please check that your examination paper contains 7 pages TOTAL.

### SPECIFIC INSTRUCTIONS FOR THE EXAMINATION

- 1) All designs use standard CMOS3DLM design rules and layers.  $V_{DD} = +5V$  and  $V_{ss} = 0V$ .
- 2) Unless otherwise specified, normal substrate connections are assumed for all P-channel and N-channel transistors, i.e.,  $V_{ss}$  for N-channel and  $V_{DD}$  for P-channel.
- 3) CMOS3DLM resistance and capacitance parameters are as follows:

Layer	Resistance	Capacitance
N-Diffusion	25.0 Ω/□	4.4E-4 pf/μm²
P-Diffusion	80.0 Ω/□	1.5E-4 pf/μm²
Polysilicon	18.0 Ω/□	6.0E-5 pf/μm²
Metal 1	0.035 Ω/□	2.7E-5 pf/μm²
Metal 2	0.030 Ω/□	1.4E-5 pf/μm²
N-Transistor	4275 Ω/□	See below
P-Transistor	13600 Ω/□	See below
Gate-channel	See above	6.9E-4 pf/μm²

4) Supplementary physical constants are as follows:

Constant	Symbol	Value	Units
Electron charge	q	1.602E-19	coulomb
Boltzmann's constant	k	1.38E-23	Joule/°K
Intrinsic carrier concentration of Si @ T=300°K (27°C)	n <sub>i</sub> ²	2.1E+20	(carriers/cm <sup>8</sup> ) <sup>2</sup>
Permittivity of free space	$\epsilon_{o}$	8.854E-14	Farad/cm
Permittivity of Si	ε <sub>s</sub>	11.7ε <sub>ο</sub>	Farad/cm
Permittivity of SiO <sub>2</sub>	E <sub>ox</sub>	3.9 <sub>€</sub>	Farad/cm

5) (H)SPICE process parameters are as follows:

Parameter	Name	N-channel	P-channel	Units
$V_{t}$	Zero-bias threshold voltage	0.7	-0.8	Volts
κ'	Process gain factor	40.0E-6	12.0E-6	A/V <sup>2</sup>
γ	Bulk threshold body factor	1.1	0.6	V <sup>1/2</sup>
2  ♠	Surface potential	0.6	0.6	٧
λ	Channel length modulation factor	1.0E-2	3.0E-2	1/V
t <sub>ox</sub>	Oxide thickness	5.0E-6	5.0E-6	cm
$N_A$ or $N_D$	Substrate doping density	1.7E+16	5.0E+15	1/cm³
μ	Carrier surface mobility	775	250	cm²/(V·sec)

Student Name:	Student Number:
---------------	-----------------

# **QUESTION #1**

wafer.

SPUTTERING

MARKS: 1	5 (3 + 3 + 3 + 3 + 3)
Indic To obtain for F 1)	cate (in the space provided) whether the following are TRUE or FALSE. Do any FIVE (5). ull marks for each question, include a SHORT sentence or two in support of your answer.  Minimum spacing design rules are needed to account for mask alignment errors.  MINIMUM SPAGNO RVLES ARE FOR GEOMETRY ON SAME LAYER. DERE FORE ONLY ONE MASK IS
<b>F</b> 2)	A layout in which the designer uses all of the bonding pads is said to be "metal-limited".  METAL-LIMITED DESIGNS ARE ONES IN WHICH  DIE DESIGNER LUNS OUT OF STACE TO AUN  METAL INTERCONNECT.
<u>T</u> 3)	Most sequential circuits use multi-phase non-overlapping clocks.  WHILE THEY MAY USE A SINGLE PHASE  GROBAL CLOCK, ME USE TWO PHASE NOW- OVERLAPPING CLOCKS LOCALLY.
<u>F</u> 4)	The Canadian Microelectronics Corporation (CMC) does fabrication for the U of S.  THE CMC DOES NOT DO FABRICATION.
<u>T</u> 5)	Most modern CMOS technologies are "self-aligned".  PHEY AME CALLED "SELF-ALIGNED" SINCE THE  GATE (POLYSILICAN) IS USED AS A MASK FOR  THE SOURCE AND ORAIN DIFFUSIONS.
<u>F</u> 6)	Sputtering is the process by which photoresists are deposited on the surface of an

Student Name:	Student Number:

USED


15

DEPOSIT METAL.

### **QUESTION #2**

MARKS: 15(5+5+4+1)

Consider the following plot of a CMOS3DLM circuit shown below (and on the following page).




- a) Determine the function of the circuit. Do this by drawing a STICKS diagram of the circuit and a gate-level schematic of the circuit. Use the next page. When drawing the STICKS diagram use standard E.E. 451.3 colors (see next page):
- b) Indicate each of the following:
  - SEAVEUTIAL Combinational or Sequential?
  - 3 psm Width of the power supply lines (V<sub>DD</sub> and V<sub>SS</sub>)?
  - Number of Transmission gates?
  - \_\_\_\_ Number of Output ports?
  - Number of N-channel transistor P-Well substrate contacts?
- c) Estimate the height of the circuit. Assume circuit layout is in design scale microns (dsm). Use metal and metall width, spacing and enclosure to determine height (so up lest and life canter of layout)

THE BELOW WEWIDTH CC = CONTRACT CUT
VS S=SPACING V = VIA


d) If you had to (easily) reduce the area of the CMOS3DLM circuit layout, what single thing would you do?

MOVE THE TOP VOD POWER RAIL DOWN 210 DSM.

Student Name:	Student Number:
---------------	-----------------



## Question #2 Work Sheet



CMOS3DLM Layer	Color
N+ diffusion	Green
P+ diffusion	Orange
P+ mask	Dotted Orange
Polysilicon	Red
P-Well	Dotted Brown
Metal 1	Blue
Metal 2	Black or Purple
Contact Cut	Black X
Via	Black O


Please note that the circuit layout shown on the left contains all of the layers in the table above.


40+90sm

SEE LAST PAGE FOR STICKS DIAGRAM.

THERE ARE NO TRANSMISSION GATES IN THIS DESIGN.

CIRCUIT IS A RS FLIP-FLOP.
MADE FROM NAND GATES.





A+B: INPUTS C+D: OUTPUTS

Student Number:


Student Name:

#### **QUESTION #3**

### **MARKS: 15 (15)**

a) The following circuit is one of many standard designs for a CMOSDLM inverter. Calculate the current, I<sub>DS</sub>, from V<sub>CD</sub> to V<sub>SS</sub> when the input voltage, V<sub>In</sub>: is 2.5V. Important parameters are shown on Page 2. Show your calculation. Sizes shown are W:L.

## You must state any assumption(s) that you make.



By = 53.5 MA/2 (W) = 53.5 MA/2 By= 17.3 MA/2 (W) = 51.9 MA/22

SINCE By >1 VOUT VE VIN CHAVE (FROM ASSIGNMENT #1)

MOVES TO THE LEFT. DEERFORE WE ARE IN REMON D

(N-MINNEL NON-SATURATED AND PCHANNEL SATURATED).

$$|IDS_{P}| = \left| -\frac{\beta_{P}}{2} \left( V_{1N} - V_{DD} - V_{EP} \right)^{2} \right|$$

$$= \left| -\frac{51.9 \, \text{MH}_{12}}{2} \left( 2.5^{2} - 5 + 0.8 \right)^{2} \right|$$

$$= \frac{75 \, \text{MA}}{2}$$

NOTE: BELAUSE BY # BP AND VINE VID IT IS NOT SAFE TO ASSUME
BOTH TRANSISTURS ARE IN SATURATION. IN FACT YOUT
IS ERVAL TO 1.3 V. THIS IS DUE TO STEEP SLOPE
IN VOUT VS VIN CHANGE.

(CHECKED WITH WINSPICE: |IDS = 69.2 MA VOUT = 1.02V)